Listar por autor 

Listar por autor "Oster, Matthias"  

Mostrando ítems 1-4 de 4

    • Artículo
      Icon

      CAVIAR: A 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking 

      Serrano Gotarredona, Rafael; Oster, Matthias; Lichtsteiner, Patrick; Linares Barranco, Alejandro; Paz Vicente, Rafael; Gómez Rodríguez, Francisco de Asís; Camuñas Mesa, Luis Alejandro; Berner, Raphael; Rivas Pérez, Manuel; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Serrano Gotarredona, María Teresa; Acosta Jiménez, Antonio José; Linares Barranco, Bernabé (Institute of Electrical and Electronics Engineers, 2009)
      This paper describes CAVIAR, a massively parallel hardware implementation of a spike-based sensing-processing-learning-actuating ...
    • Artículo
      Icon

      Inter-spike-intervals analysis of AER Poisson-like generator hardware 

      Linares Barranco, Alejandro; Oster, Matthias; Cascado Caballero, Daniel; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Linares Barranco, Bernabé (Elsevier, 2007)
      Address–Event–Representation (AER) is a communication protocol for transferring images between chips, originally developed ...
    • Ponencia
      Icon

      Inter-spike-intervals Analysis of Poisson Like Hardware Synthetic AER Generation 

      Linares Barranco, Alejandro; Oster, Matthias; Cascado Caballero, Daniel; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Linares Barranco, Bernabé (Springer, 2005)
      Address-Event-Representation (AER) is a communication protocol for transferring images between chips, originally developed ...
    • Ponencia
      Icon

      Poisson AER generator: Inter-Spike-Intervals Analysis 

      Linares Barranco, Alejandro; Cascado Caballero, Daniel; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Oster, Matthias; Linares Barranco, Bernabé (IEEE Computer Society, 2006)
      Address-event-representation (AER) is a communication protocol for transferring asynchronous events between VLSI chips, ...